

# **User's Guide**

# M0240SD-402MDAR1-3

# **VFD-** RoHS Compliant

### (Vacuum Fluorescent Display Module)

-For product support, contact

Newhaven Display International, LLC 2511 Technology Drive, #101 Elgin, IL 60124 Tel: (847) 844-8795 Fax: (847) 844-8796

November 6, 2008



#### 1. SCOPE

This specification applies to VFD module (Model No: M0240SD-402MDA1-3)

#### 2. FEATURES

2.1 LCD compatible interface and mounting holes.

(This VFD module is capable to communicate some different type of bus systems such as i80 (Intel) or M68 (Motorola), 8-bit or 4-bit parallel data.)

- 2.2 High quality of display and luminance.
- 2.3 Compact and light-weight unit by using new VFD technology and flat packed one-chip controller.
- 2.4 +5V single power supply.
- 2.5 Luminance adjustment available by software (4 levels).
- 2.6 8 user definable fonts available (CG-RAM font).
- 2.7 ASCII and Japanese Katakana characters (CG-ROM font).

#### 3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

#### 4. PRODUCT SPECIFICATIONS

#### 4.1 Type

Table-1

Table 2


Туре	M0240SD-402MDA1-3
Digit Format	5×8Dot Matrix

#### 4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)

			Table-2
	Parameter	Specification	Unit
Outon	Width	$182.0 \pm 1.0$	mm
Outer	Height	$33.5 \pm 1.0$	mm
Dimensions	Thickness	17.6 Max	mm

TAND/	ARD <b>NEWH</b>	AVE	N DISI	PLAY	DO	CUMENT	NO.	REV. NO	PAGE
AME	IN T	ERN	ATIONA	1.6				00	3/2
4.3	Specification of the Display	/ Pane	el (See Fig-9	on Page 7/2	20 for c	details)		Ta	ble-3
	Parameter		Symbol		Speci	ficatior	า	Unit	
	Display size		W*h	134.7	'5*11.5	5		mm	
	Number of digit		W*H	40 dig	gits*2 l	ine			
	Character Size		W*H	2.15*5	5.34	mm			
	Character Pitch		W*H	3.4*6.	.16			mm	
	Dot Size		W*H	0.35*(	0.58			mm	
	Display color		W*H	Green	n (X=0.	250,Y=	0.439)		
4.4 E	Invironment Conditions		1					Ta	ble-4
	Parameter		Symbol	Min		Ma	ах	Unit	
	Operating temperature		Topr	-40		+85		°C	
	Storage temperature		Tstg	-50		+	95	°C	
	Humidity(operating)		Topr	0		8	5	%	
	Humidity(non-operating)		Hstg	0		9	0	%	
	Vibration(5-55hz)		-	-		4		G	
	shock		-	-		4	0	G	
4.5 A	Absolute Maximum Ratings			_				Ta	ble-5
	parameter		Symbol	Min	N		lax	Unit	
	Supply voltage		Vic	-0.5		6	5.0	Vdc	
	Input signal voltage		Vis	-0.5		Vcc	+0.5	Vdc	
4.6 F	Recommend Operating Con	ditio	ns					Tak	ole-6
	Parameter		Symbol	Min	T	yp.	Max.	Unit	
	Supply voltage		Vcc	4.5	5	5.0	5.5	Vdc	
	Input signal voltage		Vis	0		-	Vcc	Vdc	
	Operating temperature		Topr	-20	-	+25	+70	• C	
4.7 C	OC Characteristics (Ta=+25 $^{\circ}$ C)	Vcc=	+5.0Vdc)					Ta	able-7
	Parameter		Symbol	Min.	Тур	•	Max	Unit	
	Supply current ※)		Icc	-	350		450	mA	
	Logical input voltage	Н	Vih	0.7*Vcc					
	Logical input voltage	L	vil	-					
	"H" level input current	Vcc	Iih	20					
	Luminance		L	102 (350)	200 (68		-	Ft-1 cd/m	


specified supply current at power on. However, the exacter suge current amplitude and duration are dependent on the characteristics of the host power supply.



NEWHAVEN DISPLAY

REV.NO DOCUMENT NO. PAGE 00

5/20



4.8.5 M68 type CPU bus read-out Timing




Fig-5 Data read-out Timing Diagram (M68)


4.9 Connector Pin Assignment


Fifteen of though hole are prepared for power supply And signal interface. A connecter may be able to soldered to the holes. Location and dimensions are Shown at fig-8 on page 7/20.

\*) The third hole (pin #3) can be used for reset input if the soldering pad "jp1" is short-circuited.

(Refer to "Fig 6 System Block Diagram" on next)

<b>N T</b>	a: 1		aratur
No	Signal	No	SIGNAL
1	GND	8	DB1
2	Vcc	9	DB2
3	*/RST	10	DB3
4	RS	11	DB4
5	R/W(/WR)	12	DB5
6	E(/RD)	13	DB6
7	DB0	14	DB7





#### **5.FUNCTION DESCRIPTIONS**

#### 5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

2	N	e	W	H	A	V	E	N	D	1	5	P	L	A	Y
			N	T	E	R	N	AT	EL	Ö	N	A	E		

DOCUMENT NO. REV.NO PAGE

8/20

00

Table-8 Register Selection

RS	M68	i8	0	Organition
ĸs	R/W	/RD	/WR	Operation
0	0	1	0	IR write as an internal operation (display clear, ect.)
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	1	0	DR write as an internal operation (DR to DD-RAM or CG-RAM)
1	1	1 0 1 DR read		DR read as an internal operation (DD-RAM or CG-RAM to DR)

#### 5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

#### 5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

#### 5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 <sup>nd</sup> Column	3 <sup>rd</sup> column	 39 <sup>th</sup> Column	Right End
1 <sup>st</sup> Row	00H	01H	02H	 26H	27H
2nd	40H	41H	42H	 66H	67H

#### 5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x8 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x8 dots character patterns.

The character fonts are shown on the following page. The character codes 00H to 0FH are allocated to the CG-RAM.

#### 5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program.

For  $5 \times 8$  dots and cursor, eight character patterns can be written. Write into DD-RAM the character codes at the

addresses shown as the left column of Table-10 to show

the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM

addresses and data and display patterns and refer to

Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35
36	37	38	39	40



DOCUMENT NO. REV.NO PAGE

00 9/20

	Upp	er 1	bits	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
				DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
	a .a. 1			DB5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
LOW	er t			DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DBO	DB1	DB2	2 DB3		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	0	0	0	CG-RAM (1)			Ø	J	P	٦	p	Ä	Æ		100001	ŋ	100 100 100	Û	p
0	0	0	1	1	CG-RAM (2)			1	A	Q	9	q	×		0	7	Ŧ	4	5	q
0	0	1	0	2	CG-RAM (3)		11	$\overline{2}$	B	R	b	٣	Å	f	r	1	ņ	, X	β	₿
0	0	1	1	3	CG-RAM (4)		#	3	C	S	C	s	á	R		ņ	Ţ	t	r S	w Ø
0	1	0	0	4	CG-RAM (5)		\$	4	D	T	đ	t	à		••• \		ķ	þ	μ	Ω
0	1	0	1	5	CG-RAM (6)			5		Ū	e	т Ц	E	Ũ	л #	7	, ,	1	۲ ۲	ü
0	1	1	0	6	CG-RAM (7)		Ê.		F	Ū	£	Ų	Ŭ	•	鹦	Ħ	300		p	Σ
0	1	1	1	7	CG-RAM (8)		nur Ž	7	G	Ŵ	g	Ŵ	ö	¢	7	+ +	,		g	π
1		0	0	8	CG-RAM (1)		(	8	Η	X	ĥ	χ	ø	Ĭ	` 1	ŗ	<u>ተ</u>	Ņ	л Г	X
1		0	1	9	(1) CG-RAM (2)	, h	<u> </u>	9	T	Ŷ	11	y	ф	C	ካ ተን	ን ካ	ļ	у Ib	₽ #	м У
1	0	1	0	A	(2) CG-RAM (3)		*		± T	Z	* *	7 4	ř	ን ረ		, 	ň	lv V	x	 ₩
1		1	1	В	CG-RAM	С Г	+		K	ľ	k	<u>*</u>	**	<u>።</u> {	1 7	<u>-</u>	L		し X	т Ћ
			0	C	(4) CG-RAM	۳ ۳		7 2	13 	¥	в 1	ì	<mark>ሠ</mark> ኒ	10000 1		, 5	<u>,</u>	ņ	¢	
	1	0	1	D	(5) CG-RAM	•	7	<u>جر</u>	M	~	m.	1 }	́ъ ≁	<u>ش</u>	P ,			-	1	<b>m</b>
	1	1	0	E E	(6) CG-RAM			>	N	] 스	m n		ም ሲ	<b>₽</b>		<u>ת</u> ד		لاً به	<del>د</del> ñ	×
	1	1	1	F	(7) CG-RAM (8)	4	ی بر	?	n ñ		Ū		S		a IJ	с У		۵	Ö	



# NEWHAVEN DISPLAY DOCUMENT NO.

NO. REV.NO PAGE

00 10/20

Table-11 Relationship between	CG-RAM address.	Character Codes	(DD-RAM)	AND 5*8
			(22 10 10)	

#### Dot Character Patterns (CG-RAM)

<u> </u>							aller	<u> </u>		XAIV	<i>,</i>											I
				er Co				0	CG-R	AM .	ADD	RES	5				haract					
		(DD	-RAI	M DA	ATA)	1										(	CG-R	AM d	ata)			
D	D	D	D	D	D	D	D	Α	A	A	Α	A	A	D	D	D	D	D	D	D	D	
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	×	6	7	8	9	10	
											0	1	0	×	×	X	11	12	13	14	15	Character
		0	0								0	1	1	×	×	×	16	17	18	19	20	Pattern(0)
0	0	0	0	×	0	0	0	0	0	0	1	0	0	×	×	×	21	22	23	24	25	
											1	0	1	×	×	×	26	27	28	29	30	
											1	1	0	×	×	X	31	32	33	34	35	
											1	1	1	×	×	X	36	37	38	39	40	
											0	0	0	×	×	X	1	2	3	4	5	
											0	0	1	×	X	×	6	7	8	9	10	
											0	1	0	×	×	×	11	12	13	14	15	
											0	1	1	×	X	×	16	17	18	19	20	Character
0	0	0	0	×	0	0	1	0	0	1	1	0	0	X	X	X	21	22	23	24	25	Pattern (1)
											1	0	1	×	×	×	21	22	23	24	30	T attern (T)
											1		0	×	×	×	31	32	33	34	35	
												1					-	-				
											1	1	1	×	Х	×	36	37	38	39	40	
	, ,						1	1														
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	×	6	7	8	9	10	
0	0	0	0	X	1	1	1	1	1	1												Character
		U	U	^			1	1														Pattern(7)
<u>ر ا</u>													L						L			

Notes: 1. Character code bits 0 to2 correspond to CG-RAM address bits 3 to 5 (3 bits 8 types).

- 2. CG-RAM address bits 0 to 2 designate the character the patter line position. The 8<sup>th</sup> line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8<sup>th</sup> line If bit 4of the 8<sup>th</sup> line data is 1.1 bit will light up the cursor regardless of the cursor presence
- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left )
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H

5. 1 for CG-ram data corresponds display selection and 0 to non-selection."×" Indicates non-effect.

#### 5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

%For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

#### 5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.


- Display clear
   Fill the DD-RAM with 20H (Space Code)
- Set the address counter to 00H Set the address counter (ACC) to point DD-RAM.

STANDARD	<b>STANEWHAVEN DISPLAY</b>	DOCUMENT NO.	REV.NO	PAGE
NAME	INTERNATIONAL		00	12/20
3) D	isplay on/off control:			
	D=0; Display off			
	B=0; Blinking off			
	C=0; Cursor off			
4) Ei	ntry mode set:			
	L/D=1; Increment by 1			
	S=0; No shift			
5) Fu	unction set			
	IF=1; 8-bit interface data			
	BR0=BR1=0; Brightness=100%			
	N=1; 2-line display			
6) C	PU interface type			
	When JP0=Open; M68 type (Factory Setting)			
	When JP0=Short; i80 type			
5.3.2	External			

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

#### 5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.



#### Table-12 of JP2 setting

JP2	FUNCTION
Open	M68 type
Short	I80 type

Table-13 of No 1 and No 2 of JP4 setting

No 1 and No 2 of JP4	No 3 of CN1
Open	No connection
Short	/RESET



#### 6. INSTRUCTIONS

#### 6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself.
 Refer to Table-13 for the list of each instruction execution time.



DOCUMENT NO. REV.NO

00 14/20

PAGE

Table –13 Instruction Set

Instruction		1	1	1		DDE		1			Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	_
											Clear all display an
Display clear	0	0	0	0	0	0	0	0	0	1	sets DD-ram addre
											0 in address counter
											Sets DDRA
											address 0 in AC
											Also returns th
Cursor Home	0	0	0	0	0	0	0		1	×	display being shifte
					-				_		to the origin
											position DD
											RAM conten
											remain unchanged
											Sets the curse
											direction ar
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	specifies displa
5											shift. The
											operations are durin
											WR/RD data
											Sets all displa
Display ON/OFF					0		1		0	D	ON/OFF(D),cursor
Control	0	0	0	0	0	0	1	D	С	В	ON/OFF(C),cursor
											blink of character
											position(B)
Cursor or display	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display
Shift	0	0		0	0	1	S/C	K/L			cursor, keepir DD-RAM contents.
											Sets data length (IF
											number of displa
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	lines (N), S
i unenom set					1				Ditt		brightness lev
											(BR1, BR0)
CGRAM address						1	1	1	I	I	Sets the CG-RA
Setting	0	0	0	1			A	CG			address.
DDRAM					1						Sets the DD-RAI
Address setting	0	0	1				ADD				address.
											Read busy flag (B)
Busy flag &	0	1	BF				ACC				and address count
address setting											(ACC).



NE	WH	AV	/EN	DI	SP	LAY
	IN T	ER	NAT	10	NA	E

REV.NO PAGE DOCUMENT NO.

00

Data Read from CG or DDRAM       1       1       Data reading       Read data from CG-RAM or DD-RAM         VD=1: Increment       [Abbreviation]       [Abbreviation]       [Abbreviation]         VD=0: Decrement       [Abbreviation]       DD-RAM: Display Data RAM         S=1: Display shift enabled       RAM         S=0: Cursor shift enabled       RAM         S/C=1: Display shift       ACG: CG-RAM Address         S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=0: Shift to the left       IF=1: 8bits         IF=0: 4bits       N=1: 2 Lines display         N=1: 2 Lines display       BR1, BR0=00: 100%         01: 75%       10: 50%         11: 25%       BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)       .: Don't care	Data write to CG or DDRAM	1 0		Data wr	iting		Writes data into CG-RAM or DD-RAM
I/D=0: Decrement       D-RAM: Display Data RAM         S=1: Display shift enabled       CG-RAM: Character Generater         S=0: Cursor shift enabled       RAM         S/C=1: Display shift       ACG: CG-RAM Address         S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=0: Shift to the left       IF=1: 8bits         IF=0: 4bits       N=1: 2 Lines display         N=1: 2 Lines display       N=0: 1 Lines display         BR1, BR0= 00:       100%         01:       75%         10:       50%         11:       25%         BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)         .: Don' t care         6.2 Instruction Description         6.2.1 Display Clear		1 1		Data rea	ding		
I/D=0: Decrement       DD-RAM: Display Data RAM         S=1: Display shift enabled       CG-RAM: Character Generater         S=0: Cursor shift enabled       RAM         S/C=1: Display shift       ACG: CG-RAM Address         S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=1: Shift to the left       IF=1: 8bits         IF=0: Abits       N=1: 2 Lines display         N=1: 2 Lines display       N=0:1 Lines display         BR1, BR0= 00: 100%       01: 75%         10: 50%       11: 25%         BF=1:Busy (Internally operating).       BF=0:Not busy (Instruction acceptable)         .: Don' t care       6.2 Instruction Description         6.2.1 Display Clear       DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		I/D=1: Inc	rement				[Abbreviation]
S=1: Display shift enabled       CG-RAM: Character Generater         S=0: Cursor shift enabled       RAM         S/C=1: Display shift       ACG: CG-RAM Address         S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=0: Shift to the left       IF=1: 8bits         IF=0: Abits       N=1: 2 Lines display         N=1: 2 Lines display       N=0:1 Lines display         BR1, BR0= 00: 100%       01: 75%         10: 50%       11: 25%         BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)         .: Don't care							
S=0: Cursor shift enabled       RAM         S/C=1: Display shift       ACG: CG-RAM Address         S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=0: Shift to the left       IF=1: 8bits         IF=0: Abits       N=1: 2 Lines display         N=0:1 Lines display       BR1, BR0= 00: 100%         01: 75%       10: 50%         11: 25%       BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)       .: Don't care         6.2 Instruction Description       6.2.1 Display Clear         DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0       DB1 DB0		S=1: Disp	ay shift er	abled			
S/C=0: Cursor move       ADD: DD-RAM Address         R/L=1: Shift to the right       ACC: Address Counter         R/L=0: Shift to the left       IF=1: 8bits         IF=0: 4bits       N=1: 2 Lines display         N=1: 2 Lines display       BR1, BR0= 00: 100%         01: 75%       10: 50%         11: 25%       BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)       .: Don't care         6.2 Instruction Description       6.2.1 Display Clear         DB7 DB6       DB5       DB4 DB3       DB2       DB1		-	•				RAM
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		S/C=1: Di	splay shift				ACG: CG-RAM Address
$ \begin{array}{c} R/L=0: \ Shift to the left \\ IF=1: \ 8bits \\ \hline \\ \mathbb{W} NOTE \\ IF=0: \ 4bits \\ N=1: 2 \ Lines \ display \\ N=0:1 \ Lines \ display \\ BR1, \ BR0=00: 100\% \\ 01: \ 75\% \\ 10: \ 50\% \\ 11: \ 25\% \\ BF=1: Busy \ (Internally operating). \\ BF=0: Not \ busy \ (Instruction \ acceptable) \\ .: \ Don't \ care \\ \hline \\ \begin{array}{c} 6.2 \ Instruction \ Description \\ 6.2.1 \ Display \ Clear \\ DB7 \ DB6 \ DB5 \ DB4 \ DB3 \ DB2 \ DB1 \ DB0 \\ \hline \end{array} $		S/C=0: Cu	rsor move				ADD: DD-RAM Address
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		R/L=1: Sh	ift to the r	ght			ACC: Address Counter
<ul> <li>**NOTE</li> <li>IF=0: 4bits</li> <li>N=1: 2 Lines display</li> <li>N=0:1 Lines display</li> <li>BR1, BR0= 00: 100%</li> <li>01: 75%</li> <li>10: 50%</li> <li>11: 25%</li> <li>BF=1:Busy (Internally operating).</li> <li>BF=0:Not busy (Instruction acceptable)</li> <li>.: Don't care</li> </ul> 6.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		R/L=0: Sh	ift to the le	eft			
N=1: 2 Lines display         N=0:1 Lines display         BR1, BR0= 00: 100%         01: 75%         10: 50%         11: 25%         BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)         .: Don't care         6.2 Instruction Description         6.2.1 Display Clear         DB7 DB6       DB5         DB4       DB3         DB7		IF=1: 8bit	5				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<b>※NOTE</b>	IF=0: 4bit	5				
<ul> <li>BR1, BR0= 00: 100% <ul> <li>01: 75%</li> <li>10: 50%</li> <li>11: 25%</li> </ul> </li> <li>BF=1:Busy (Internally operating).</li> <li>BF=0:Not busy (Instruction acceptable) <ul> <li>.: Don't care</li> </ul> </li> <li>6.2 Instruction Description <ul> <li>6.2.1 Display Clear</li> <li>DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0</li> </ul> </li> </ul>		N=1: 2 Li	nes display				
6.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		N=0:1 Lin	es display				
10: 50%         11: 25%         BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)         .: Don't care         6.2 Instruction Description         6.2.1 Display Clear         DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		BR1, BR0	= 00: 10	0%			
11: 25%         BF=1:Busy (Internally operating).         BF=0:Not busy (Instruction acceptable)         .: Don't care         6.2 Instruction Description         6.2.1 Display Clear         DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0			01: 75	%			
<ul> <li>BF=1:Busy (Internally operating).</li> <li>BF=0:Not busy (Instruction acceptable) <ul> <li>.: Don't care</li> </ul> </li> <li>6.2 Instruction Description <ul> <li>6.2.1 Display Clear</li> <li>DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0</li> </ul> </li> </ul>			10: 50	%			
BF=0:Not busy (Instruction acceptable) .: Don't care 6.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
6.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0				• •	-		
6.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0			•	ruction a	cceptab	le)	
6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		.: Don't	care				
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	6.2 Instructio	n Descript	ion				
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	6.2.1 Display	Clear					
			DB4 DB	3 DB2	DB1	DB0	
	0	0 0	0 0	0	0	1	

RS=0, R/W=0

This instructions

(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).

(2) Clears the contents of the address counter (ACC) to 00H.

(3)Sets the display for zero character shift (returns original position).

(4) Sets the address counter(ACC) to point to the DD-RAM.

(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).

(6)Sets the address counter (ACC) to increment on the each access of DD-RAM or CG-RAM.

STANDARD		N E	WHAV	EN D	DISP	LAY		DOCUMENT NO.	REV.NO	PAC
NAME			INTER	NATI	ONA	E			00	16/2
6.2.2 Cur	sor Ho	ne						1		1
	DB7 I	DB6 DB5	DB4 DB	3 DB2	DB1	DB0				
	0	0 0	0 0	0	1	×				
	RS	=0, R/W=0	)					02H to 03H $\times$ : Do	n't care	
This inst		-,								
(1) Clea	rs the co	ontents of t	he address	counter	(ACC)	to 00H				
(2) Sets	the add	ress counte	er (ACC) to	point to	the DI	D-RAM	•			
(3) Sets	the disp	lay for zer	o character	shift (re	turns o	riginal	posi	tion).		
(4) If the	e cursor	is displaye	ed, moves th	he left m	nost cha	racter i	n the	e top line (upper line).		
6.2.3 Entr	y Mod	e Set								
	DB7 I	DB6 DB5	DB4 DI	33 DB	2 DB	1 DB	0			
	0	0 0	0 0	0 1	I/D	S				
	RS=	=0, R/W=0						04H to 07H		
		,								
S=0: The direc For exan DD-RAN maintain	Cursor s etion in nple, if <i>I</i> . Howe its posi	S=0 and I ever if S=1 tion on par	ed. display is sl /D=1, the o and I/D=1, nel.	cursor w , the disp	yould side	hift one ould shi	e cha ft on	to that of the cursor. aracter to the right after the character to the left a	and the curso	r woi
		•				on sele	cted	by I/D during reads	s of the DL	-RA
		e value of	> similarly		~ ~ ~	mitim - 1		$V_{\rm C}$ D A M almost1.20	the overage	
-	h lines a	re chifted a			g and w	riting t		CG-RAM always shift	the cursor.	
Also bot			simultaneou	usly.	-	-	he C		the cursor.	
Also bot Table-	14 Curs	or move ar	simultaneou nd Display	ısly. shift by	the "Er	itry Mo	he C	et"		
Also bot		or move ar	simultaneou nd Display a fter writing	usly. shift by ; DD-RA	the "En M data	ntry Mo a	he C de S	et" After reading DD-I	RAM data	
Also bot Table-	14 Curs	or move ar A The cur	simultaneou nd Display	usly. shift by ; DD-RA	the "En M data	ntry Mo a	he C de S	et" After reading DD-I 'he cursor moves one c	RAM data	
Also both Table- I/D	14 Curs S	or move an A The cur left.	simultaneou nd Display fter writing sor moves	usly. shift by 5 DD-RA one ch	the "En M data aracter	atry Mo a to the	he C de S T to	et" After reading DD-F The cursor moves one c the left.	RAM data haracter	
Also both Table- I/D	14 Curs S	or move an A The cur left. The cur	simultaneou nd Display a fter writing	usly. shift by 5 DD-RA one ch	the "En M data aracter	atry Mo a to the	he C de S T tc	et" After reading DD-I 'he cursor moves one c o the left. 'he cursor moves one	RAM data haracter	0
Also boti Table- I/D 0	14 Curs S 0	A A The cur left. The cur right.	simultaneou nd Display fter writing sor moves sor moves	shift by DD-RA one ch	the "En M data aracter aracter	a to the to the	he C de S T tc T	et" After reading DD-I The cursor moves one c the left. The cursor moves one ne right.	RAM data haracter e character t	
Also boti Table- I/D 0	14 Curs S 0	The curright.	simultaneou nd Display fter writing sor moves sor moves play shifts	shift by DD-RA one ch one ch	the "En M data aracter aracter aracter	a to the to the	he C de S T tc T th T	et" After reading DD-I The cursor moves one co the left. The cursor moves one ne right. The cursor moves one	RAM data haracter e character t	
Also both Table- I/D 0 1	14 Curs S 0 0	The cur left. The cur right. The disp right wit	simultaneou ad Display a fter writing sor moves sor moves play shifts hout cursor	shift by shift by DD-RA one ch one ch one ch	the "En M data aracter aracter aracter	to the to the	he C de S T tc T tt	et" After reading DD-I he cursor moves one c o the left. The cursor moves one ne right. The cursor moves one ne left.	RAM data haracter e character t e character t	
Also boti Table- I/D 0 1	14 Curs S 0 0	The curright. The disprint of the disprint of	simultaneou nd Display fter writing sor moves sor moves play shifts	shift by DD-RA one ch one ch one ch ''s move ne chara	the "En M data aracter aracter aracter	to the to the	he C de S tc tc tc tt tt tt tt	et" After reading DD-I The cursor moves one co the left. The cursor moves one ne right. The cursor moves one	RAM data haracter e character t e character t	

STANDARD			NE	WH/	AVEI	N DI	SPL	AY	DOCUMENT NO.	REV.NO	PAGE
NAME		2	and the same	NTE	RNA	TÍÖ	NAL	1993 A.S.S.		00	17/20
6.2.4 Dis	play O	N/OF	FF								1
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	0	0	1	D	С	В			
	RS	=0, R/	/W=0						08H to 0FH		
		ŕ							×: Don't care		
This instru	ction co	ontrols	variou	ıs featı	ures of	the disj	olay.				
D=1:	Display	y on ,		D=0:	Displa	y off.					
C=1:	Cursor	on		C=0:	Curson	off.					
	Blinkir	-			: blinki	-					
				-					display of a character.		
The curson					fabout	1.0 Hz	and D	UTY 50	%)		
6.2.5 Cur		1 2			<b>DD</b> 2						
		DB6		DB4		DB2	DB1	DB0			
	0	0	0	1	S/C	R/L	0	0			
	RS	=0, R/	/W=0						10H to 1FH		
									$\times$ : Don't care		
			the di	splay a	and/or 1	moves	the cur	sor on c	haracter to the left or ri	ght, without	reading
or writin	-			at af th	0.01147.0			at of hot	h the owner and the disc	<b>1</b> 0	
S/C=1: S						or or mo	overner	11 01 001	h the cursor and the disp	biay.	
S/C=0: S				i dispie	iy						
			•	or rigl	ht ward	mover	nent of	f the dist	olay and/or cursor.		
R/L=1: 5				-				1			
R/L=0: \$				0							
Table-15	5 Curson	r/Disp	lay shi	ft							
	1										
S/C	R/L	Cu	rsor sh	ift					Display shift		
0	0	Mc	ove one	e chara	cter to	the left			No shift		
0	1	Mc	ove one	e chara	cter to	the righ	nt		No shift		
	1										
1	0	Shi	ift one	charac	ter to th	he left	with di	splay	Shift one character	to the left	

TANDARD			NE	WH	AVE	ND	SPL	AY	DOCUMENT NO.	REV.NO	PAGE
IAME		Ľ	Contract of the	NT	ERN	ATIO	NAL	n lines		00	18/20
6.2.6.Fu	nction	Set							1	I	•
	DB7	-	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	1	IF	N	×	BR1	BR2			
	R	S=0, R	/W=0			1			20H to 3FH		
		,							×: Don't care		
This inst	ructio	n sets	width o	of data	a bus li	ne.(wh	en to us	e paralle	el interface. IM=1). Th	e number of	displa
line and	bright	ness cc	ontrol.								
This inst	ructio	n initia	lizes th	ie syst	em, an	d must	be the f	irst instru	uction executed after p	ower-on.	
The IF b	it sele	cts bety	ween a	n 8-bit	t or 4-b	it bus v	vidth in	erface.			
			interfa		U U						
			interfa		-						
The N bi						-	-				
			-	•	-		-	to A80)			
			-	•	e		•		A41 to A80 fixed Low	<i>,</i>	
BRI, BR	to flag	is con		bright			o modu	-	e width of Anode outpu	it as follows.	
			BR1 0		BR( 0	)		Brightn 100%			
			0		1			75%			
			1		0			50%			
			1		1			25%			
6.2.7 S	et CC	-RAN	Add	ress				20)	•		
			DB5		DB3	DB2	DB1	DB0			
	0	1			AC	G					
	K	S=0, R	/w=0						40H to 7FH ×: Don't care		
This instru	lation								A: Don't care		
(1) Load		60bit	address	into t	the add	ress co	unter ( A	(C)			
(1) Eoua (2) Sets t								<i>,</i>			
				· · ·					ts of the address cou	nter (ACC)	will t
									ined by the "Entry Mo		
The activ	e widt	h of th	e addre	ess co	unter (A	ACC), v	when it	is addres	sing CG-RAM, is 6-bi	t, so the cour	nter wi
wrap arou	and to	00H fr	om 3Fl	H if m	ore that	n 64 by	tes of d	ata are w	vritten to CG-RAM		
6.2.8 Se	et DD	-RAM	I Addı	ess							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	1				ADI	C					
	R	S=0, R	/W=0						80H to A7H (1	-Line)	
	IX.	, n	0						C0H to E7h (2		
									×: Don't care	<i>,</i>	
									··· Don t ouro		

This instruction

**STANDARD** 

NAME

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 <sup>st</sup> line	40	00H to 27H
2 <sup>nd</sup> line	40	40H to 67H

#### 6.2.9 Read Busy Flag and Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
BF				ACC	C		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
---------------------------------	--	-----	-----	-----	-----	-----	-----	-----	-----

Data Read

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM). The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

#### 7.0 PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Micro won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.